


Digital Circuits: why they leak, how to counter

Ingrid Verbauwhede

Ingrid.verbauwhede-at-esat.kuleuven.be

KU Leuven, COSIC

Acknowledgements:
Current and former Ph.D. students




KU Leuven - COSICDigital CMOS - 1Šibenik, Croatia, June 2014

Goal

- Fundamental understanding of CMOS circuits
- So as to **build** models
- **And** understand short comings of models
- To understand “Special logic styles and hardware countermeasures,” the official title of this lecture.

KU Leuven - COSICDigital CMOS - 2Šibenik, Croatia, June 2014

Design methodology: consider all design abstraction levels



Application: e-commerce, smart energy

Security analysis: TPM, light weight?

Crypto Algorithm/Protocol: crypto, entity authentication

Architecture: Co-design, HW/SW, SOC

Micro-Architecture: co-processor design

Circuit: Circuit techniques to combat side channel analysis attacks

WHY:

1. To get low power/ low energy
2. To be secure

KU Leuven - COSICDigital CMOS - 3Šibenik, Croatia, June 2014

Outline: bottom-up

Transistor

↓

Invertor

↓

Gate

↓

Composition
of gates

- CMOS circuits: operation
- Power consumption – “sources of information leakage”
- Circuit styles and link to “Power models”
- Side effects of gates
- Side channel attack resistance
- Conclusions and reflections

KU Leuven - COSICDigital CMOS - 4Šibenik, Croatia, June 2014

Outline

Transistor


Inverter

- CMOS circuits: operation
- Power consumption – “sources of information leakage”
 - Current
 - Dynamic power
 - Static power

CMOS inverter


power and energy fundamentals

The CMOS Inverter: A First Glance



Slide courtesy: J. Rabaey

CMOS Inverter



Slide courtesy: J. Rabaey

Two Inverters

Share power and ground
LEGO style: Abut cells

The circuit diagram shows two inverters connected in a chain. The cross-sectional view shows the physical layout with power and ground rails. A label 'Connect in Metal' points to the connection between the two inverters.

Slide courtesy: J. Rabaey

KU Leuven - COSIC Digital CMOS - 9 Šibenik, Croatia, June 2014

AC/DC of CMOS Inverter: DC

The diagrams show the inverter in two states: $V_{in} = V_{DD}$ and $V_{in} = 0$. The output V_{out} is shown for both states. The text indicates that the behavior is static.

= STATIC behavior

$$V_{OL} = 0$$

$$V_{OH} = V_{DD}$$

Why we like CMOS!!

- Full swing
- NO DC current!!*

*to first order, see further

Slide courtesy: J. Rabaey

KU Leuven - COSIC Digital CMOS - 10 Šibenik, Croatia, June 2014

AC/DC of CMOS Inverter: AC

= DYNAMIC behavior

The diagrams show the inverter during two switching transitions: (a) Low-to-high and (b) High-to-low. The output V_{out} is shown for both transitions. The text indicates that the behavior is dynamic.

$$t_{pHL} = f(R_{on} \cdot C_L)$$

$$= 0.69 R_{on} C_L$$

SPA, DPA attack AC!!

(a) Low-to-high (b) High-to-low

Slide courtesy: J. Rabaey


KU Leuven - COSIC Digital CMOS - 11 Šibenik, Croatia, June 2014

Where Does Power Go in CMOS?

- **Dynamic Power Consumption = AC**
 - Charging and discharging capacitors
- [Short Circuit Currents = AC]
 - Short circuit path between supply rails during switching
 - No longer an issue in deep submicron
- **Leakage = DC**
 - Leaking diodes and transistors

KU Leuven - COSIC Digital CMOS - 12 Šibenik, Croatia, June 2014

AC – Dynamic Power consumption



$$\text{Energy/transition} = C_L * V_{dd}^2 * \alpha$$

$$\text{Power} = \text{Energy/transition} * f = C_L * V_{dd}^2 * \alpha * f$$

- Energy = independent of clock frequency!
- Energy = depends on activity α !
- Energy, power = independent of transistor sizes
- Need to reduce C_L , V_{dd} , α and f to reduce power

AC – SPA, DPA


- SPA and DPA monitor power
- Which values depend on data?
 - Monitor α , the activity of circuit
 - Monitor C_L , the capacitance
- Hamming weight:
 - Measures activity between current and (past) known value
 - Typically for pre-charged values
- Hamming Distance:
 - Measures activity between current and previous value
 - Typical for standard cell based design
 - Also for FPGA

Example: power model bus

- 8 bit bus on a smart card, pre-charged
- (relatively) large capacitance
- Hamming weight model
= numbers of bits set to 1

Side-note: on a pre-charged bus which is pre-set to 1, maximum power consumption is for data all zero.

CPA – Hamming Weight model



AC - Correlation Power Analysis

- $R :=$ reference state
 - Which bit pattern was previously present? E.g.
 - A pre-charged value
 - An opcode on the bus
 - A previously stored value in a register
- Power model:


$$a \times HW(SBox(x_i \otimes k') \otimes R) + b$$

a, b are constant, linear model
 HW is defined as Hamming Weight = counts number of 1's.

DC

leakage currents as
Side-channel information *leakage*

DC - Leakage current




Problem in deep submicron (below 45 nm)
Depends strongly on "threshold voltage" V_t

- V_t is set by processing
- "High V_t " "low V_t " Standard cell library
- Low power FPGAs vs High performance FPGAs

V_t and V_{DD} effect on leakage

- V_t, V_{DD} combination for low power, given a target clock frequency



10x more switching

Memory
→ Leakage dominance

High performance microprocessor
→ dynamic power dominance

[slide credit: Wim Dehaene]

DC – leakage of NAND gate

$A=0, B=V_{DD} \rightarrow I_1$
 $A=V_{DD}, B=0 \rightarrow I_2$
 $A=0, B=0 \rightarrow I_3$

Nand gate: out = '1', but $I_1 \neq I_2 \neq I_3$

- New source of information,
- Available even when device is at 'rest'
- Time window to attack larger
- Less a problem for memory because differential structure

If you are looking for a nice research topic.

KU Leuven - COSIC
Digital CMOS - 21
Šibenik, Croatia, June 2014

Outline

Transistor

↓

Inverter

↓

Gate

- CMOS circuits: operation
- Power consumption – “sources of leakage”
- Circuit styles and link to “Power models”
 - Static CMOS
 - Dynamic, pre-charged CMOS
 - Differential CMOS
 - Dynamic – differential CMOS
 - Link to Hamming Weight – Hamming Distance
- Side effects of gates
- Side channel attack resistance
- Conclusions and reflections

KU Leuven - COSIC
Digital CMOS - 22
Šibenik, Croatia, June 2014

Static CMOS

Basics and construction rules

KU Leuven - COSIC
Digital CMOS - 23
Šibenik, Croatia, June 2014

Standard cell automated design flow





```

graph TD
    subgraph Behavioral
        DC[Design Capture] --> HDL[HDL]
    end
    HDL --> LS[Logic Synthesis]
    subgraph Structural
        LS --> PLS[Pre-Layout Simulation]
    end
    PLS --> F[Floorplanning]
    F --> P[Placement]
    subgraph Physical
        P --> R[Routing]
    end
    R --> TE[Tape-out]
    TE --> CE[Circuit Extraction]
    CE --> PLS
    PLS --> LS
    F --> LS
    P --> LS
    R --> LS
    LS --> PLS
    PLS --> LS
    
```

Timing closure!


Technology/library/manufacture input

KU Leuven - COSIC
Digital CMOS - 24
Šibenik, Croatia, June 2014



Glitch Reduction: Path balancing

- Avoids glitching: general design practice for low power technique
- Principle: transform algorithm into **tree like** structure
- Then **balance delay paths** in all paths to output
- Examples:
 - Log adder replaces Ripple Adder
 - Wallace tree replaces Carry-Save multiplier
- Synthesis tools will transform for you “automatically”.



KU Leuven - COSIC

Digital CMOS - 29

Šibenik, Croatia, June 2014

Dynamic CMOS

Basics and construction rules

KU Leuven - COSIC

Digital CMOS - 30

Šibenik, Croatia, June 2014

Dynamic CMOS


- In **static** circuits at every point in time (except when switching) the output is connected to either GND or V_{DD} via a low resistance path.
 - fan-in of n requires $2n$ (n N-type + n P-type) devices
- **Dynamic** circuits rely on the temporary storage of signal values on the capacitance of high impedance nodes.
 - requires on $n + 2$ ($n+1$ N-type + 1 P-type) transistors

KU Leuven - COSIC


Digital CMOS - 31

Šibenik, Croatia, June 2014

Dynamic Gate



Two phase operation
Precharge (Clk = 0)
Evaluate (Clk = 1)



KU Leuven - COSIC

Digital CMOS - 32

Šibenik, Croatia, June 2014

Conditions on Output

- Once the output of a dynamic gate is discharged, it cannot be charged again until the next precharge operation.
- Inputs to the gate can make **at most** one transition during evaluation.
- Output can be in the high impedance state during and after evaluation (PDN off), state is stored on C_L

Thus by construction, dynamic gates cannot glitch!

Circuits against side channel attacks

How they leak
How to solve it

Remember AC – SPA, DPA


$$\text{Energy/transition} = C_L \cdot V_{dd}^2 \cdot \alpha$$

$$\text{Power} = \text{Energy/transition} \cdot f = C_L \cdot V_{dd}^2 \cdot \alpha \cdot f$$

- SPA and DPA monitor power
- Address α , C_L
 - Monitor α , the activity of circuit
 - Monitor C_L , the capacitance

Transition independent power consumption ...

- ...doesn't create any side channel information
- No Hamming distance, No Hamming weight
- When logic values are measured by charging and discharging capacitances, we need to use a fixed amount of energy for every transition



Dynamic and differential logic


- Dynamic & differential
 - $\alpha = 1$
 - No glitches
- Differential (with design effort):
 - CL is constant
 - Also includes differential routing
 - Static Leakage current is data independent

KU Leuven - COSIC

Digital CMOS - 37

Šibenik, Croatia, June 2014

Solution based on *Standard cells*



- false output
- with false inputs
- precharge 1:
outputs are 0
- precharge 0 - evaluation:
1 output is 1


KU Leuven - COSIC

Digital CMOS - 38

Šibenik, Croatia, June 2014

Wave Dynamic Differential Logic

- 0-wave travels from input to output during pre-charge
 - input 0 \Rightarrow output 0
 - no pre-charge operator
- Differential data travels during evaluation




KU Leuven - COSIC

Digital CMOS - 39

Šibenik, Croatia, June 2014

WDDL library

- All functions of and2, or2 operator
- In addition: inverted input, output signals
- XOR2X4: OAI221X2:
- Our WDDL library: 128 cells




KU Leuven - COSIC

Digital CMOS - 40

Šibenik, Croatia, June 2014

Unbalanced capacitive loads

- For constant power consumption:
constant load capacitance.
- Match loads at differential outputs.




KU Leuven - COSIC

Digital CMOS - 41

Šibenik, Croatia, June 2014

Load capacitance breakdown



C_o : intrinsic output capacitance
 C_w : interconnect capacitance
 C_i : input capacitance

- Intrinsic caps.: matched
- Interconnect: dominant (Moore's law)
- Balancing interconnect: crucial

$$C_A = C_A'$$

$$C_{o,A} + C_{w,A} + C_{i,I1} + \dots C_{i,Ik}$$

$$= C_{o,A'} + C_{w,A'} + C_{i,I1'} + \dots C_{i,Ik'}$$


$$C_{w,A} = C_{w,A'}$$

KU Leuven - COSIC

Digital CMOS - 42

Šibenik, Croatia, June 2014

Design example



- Two normal wires replace each fat wire.



KU Leuven - COSIC

Digital CMOS - 43

Alm, July 2013

WDDL Example

- Same circuit; two implementations.
 - Insecure reference design
 - Secure design




KU Leuven - COSIC

Digital CMOS - 44

Šibenik, Croatia, June 2014

Early propagation effect

- Static CMOS, dynamic CMOS, differential CMOS,
- Timing of transition is **data** dependent




	A	B	C	D	O	T1	T2
Pre	0	0	0	0	0		
Eval 1	0	X	X	X @T1	0 @T1	2	0
Eval 2	1	0	0	0 @T1	0 @T2	1	1
Eval 3	1	0	1	1 @T1	1 @T2	1	1

KU Leuven - COSIC

Digital CMOS - 45

Šibenik, Croatia, June 2014

Early propagation effect: balance



	A	B	C	D	O	T1	T2
Pre	0	0	0	0	0		
Eval 1	0	X	X	X @T1	0 @T2	1	1
Eval 2	1	0	0	0 @T1	0 @T2	1	1
Eval 3	1	0	1	1 @T1	1 @T2	1	1


Can prove that it is always possible to balance in WDDL logic.

KU Leuven - COSIC

Digital CMOS - 46

Šibenik, Croatia, June 2014

Integration in standard cell design flow: Secure digital design




[Tiri, TCAD2006]

KU Leuven - COSIC

Digital CMOS - 47

Šibenik, Croatia, June 2014

Conclusions and reflections



- Fundamental understanding CMOS circuits
 - AC DC behavior
 - Static CMOS: low power, but shows Hamming distance
 - Dynamic CMOS: high speed, no glitches, but shows Hamming weight
 - Dynamic, differential: hides data dependencies
 - Full custom style: SABL
 - Standard cell compatible: WDDL (with construction rules)
- Side effect of CMOS gates:
 - Glitch: only problem of static CMOS
 - Memory effect: static CMOS
 - Early propagation: can be addressed in WDDL
- Future: address DC leakage current
 - Leakage even when there is no operation

KU Leuven - COSIC

Digital CMOS - 48

Šibenik, Croatia, June 2014